1	What is claimed is:
2	
3	1) A method of operating a digital tuner, comprising:
4	digitizing a first number of input signals to create respective streams of
5	digitized input data;
6	providing a second number of per-channel front-ends for performing baseband
7	translation and filtering in the digital domain and providing outputs
8	suitable for subsequent demodulation;
9	providing each per-channel front-end with an input selector coupled to each of
10	the streams of digitized input data; and
11	configuring each of the per-channel front-ends to process a selected one of the
12	first number of streams of digitized input data.
13	
14	

1	2. A method of operating a digital tuner, comprising:
2	providing a first number of A/D converters for digitizing a first number of
3	input signals to create respective streams of digitized input data;
4	providing each A/D converter with a preceding variable-gain amplifier;
5	setting the amplifier gain as a function of the entire carrier multiplex present
6	on the input signals;
7	providing a second number of per-channel front-ends for performing baseband
8	translation and filtering in the digital domain and providing outputs
9	suitable for subsequent demodulation;
10	providing each per-channel front-end with a respective digital signal scaler
11	coupled to a selected one of the streams of digitized input data;
12	providing the output of the scaler to the subsequent stages of its respective
13	per-channel front-end; and
14 15	for each per-channel front-end, dynamically scaling the selected incoming
± ± 15	stream of digitized input data as a function of the signal power of the
16	desired carrier to minimize variations in the peak magnitude of the
17	signals processed.
18	
19	

1	3. A method of operating a digital tuner, comprising:
2	providing a first plurality of input signals having a second plurality of symbol
3	rates;
4	providing a first sampling clock that is a common integer multiple of the
5	second plurality of symbol rates;
6	digitizing the first plurality of input signals using the first sampling clock to
7	create respective streams of digitized input data;
8	providing a third plurality of per-channel front-ends, each front-end having a
9	baseband converter, a first decimator, and a matched filter;
9 10 11	operating the baseband converter and the first decimator of each per-channel
	front-end at the first sampling clock; and
12 12	for each per-channel front end, providing a selectively decimated number of
13	samples to each matched filter and operating each matched filter at a
= 14 ≟	selected compatible sampling clock, such that a constant number of
14 15	symbol samples is output from each matched filter.
16	

1	4. A digital tuner, comprising:
2	a first plurality of digitizers operating at a common first sampling rate and
3	providing a first plurality of digitized data streams corresponding to a
4	first plurality of analog inputs;
5	a second plurality of digital front-ends, each front-end including
6	selector circuitry for selectable coupling of one of the first plurality of
7	digitized data streams to post-selector processing circuitry of
8	the associated front-end, each selector operating independently
9	of the other selectors,
9 10 11 12	digital frequency conversion circuitry having a selectable conversion
11	frequency from a predetermined set of conversion frequencies,
12	and
<b>≟</b> 13	post-conversion circuitry having a selectable decimation factor from a
13 14 15	predetermined set of decimation factors, the post-conversion
15	circuitry providing an output suitable for subsequent processing
16	by a digital demodulator; and
17	wherein configuration of the tuner may select any arbitrary combination of
18	one of the first plurality of analog inputs, one of the set of conversion
19	frequencies, and one of the set of decimation factors.
20	
21	5. The digital tuner of claim 4, wherein the configuration of the tuner is
22	accomplished programmatically.
23	
24	6. The digital tuner of claim 4, wherein the configuration of the tuner is
25	accomplished remotely.

	1	7. The digital tuner of claim 4, wherein the configuration of the tuner is
	2	accomplished automatically.
	3	
	4	8. The digital tuner of claim 4, wherein the configuration of the tuner is
The state of the s	5	accomplished dynamically.
	6	
	7	9. The digital tuner of claim 4, wherein the configuration of the tuner is
	8	accomplished without involving a human operator.
	9	
	10	10. The digital tuner of claim 4, wherein the common first sampling rate is an integer
	11	multiple of each decimation factor of the predetermined set of decimation
	12	factors.
	13	
	14	11. The digital tuner of claim 4, wherein each decimation factor of the predetermined
	15	set of decimation factors is an integer sub-multiple of the common first
	16	sampling rate.
	17	
	18	12. The digital tuner of claim 4, wherein the post-conversion circuitry is implemented
	19	as a single stage having a configurable decimation factor selected from a
	20	predetermined set.
	21	
	22	13. The digital tuner of claim 12, wherein the predetermined set includes decimation
	23	factors of 10, 20, 40, 80, and 160.
	24	
	25	

14. The digital tuner of claim 4, wherein the post-conversion circuitry is implemented
as multiple stages of which some have a fixed decimation factor and others
have a configurable decimation factor.
15. The digital tuner of claim 14, wherein the post-conversion circuitry is
implemented using a first stage having a fixed decimation factor and a second
stage having a configurable decimation factor selected from a predetermined
set.
16. The digital tuner of claim 15, wherein the fixed decimation factor is 10.
17. The digital tuner of claim 15, wherein the predetermined set includes decimation
factors of 1, 2, 4, 8, and 16.
18. The digital tuner of claim 15, wherein the fixed decimation factor is 10 and the
predetermined set includes decimation factors of 1, 2, 4, 8, and 16.
19. The digital tuner of claim 4, wherein the post-conversion circuitry is implemented
as multiple stages of which each has a configurable decimation factor.